This section details the architecture of the designed DAB Digital Audio Broadcasting (DAB) is a system designed bit-stream processor. The first part will briefly discuss the by the European Telecommunication Standard (ETS) to structure and operation of some of the important sub-blocks transmit high quality digital audio and programme related of the bit-stream unpacking block in order to further clarify data services using the terrestrial and satellite transmitters the improvements brought to the frequency sample and cable networks in the Very High Frequency (VHF) and reconstruction block. This will be followed by the details of Ultra High Frequency (UHF) bands [1]. As raw digital audio the techniques utilized in the frequency sample has a high bandwidth, a method of data reduction and reconstruction block to increase its computational efficiency. packing has to be applied to the sampled audio data before it In order to render the overall design power efficient, the bitcan be transmitted over the medium. To this end, DAB uses stream processor was designed to work bit-serially, the MPEG Audio Layer II -LFE coding algorithm [1], [2]. minimizing the dynamic power dissipation of the processor. This coding scheme, depending on the results of the psycho-The format of the DAB bit-streams to be processed is given acoustic analysis performed on the data, allocates bits to the in Fig. 2 . audio samples and packs these samples along with the ancillary data into frames to be transmitted over the medium. A DAB decoder can be divided into three basic blocks, as it is seen in Fig. 1 . The DAB bit-stream processor described in this paper deals with the bit-stream unpacking and 0-7803-9390-2/06/$20.00 ©C2006 IEEE
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contains no dividers, due to the fixed number of divisors needed to evaluate (2).
The integer part of the result of this multiplication will give the required integer division result. Since i can only take Sample on three values, the fractional part of the result of the multiplication can be mapped to the 17 possible values for the remainder of the division operation through a simple combinational logic block. , the selection of any scale factor produced from this base will result in a division by the required power of 2, which is (xl) * N-bit adder (~x6) n/n integer division", IEEE International Symposium on Circuirs and * N/N divider (xl) ____________ Systems, 2005 , vol.1, pp.672-675, May 2005 
